Priority Registers

This register allows the user to define priorities between several ports associated to the same interval.

Table 5.3: Priority table
priority register value[7:0] default output

x00x0xxx 7

x10x0xxx 6

xx100xxx 5

xx110xxx 4

xxxx100x 3

xxxx110x 2

xxxx1x10 1

xxxx1x11

**Table 5.3:** Priority table
priority register value[7:0]	default output
x00x0xxx	7
x10x0xxx	6
xx100xxx	5
xx110xxx	4
xxxx100x	3
xxxx110x	2
xxxx1x10	1
xxxx1x11

This table contains the value that can be used to define the default output. This output has the highest priority.
The x means that the bit can take any value. The value of the x only defines the priority of the alternative outputs.
Additional informations on the coding scheme are given in annexe 1.

Next: Header Deletion Register Up: 5.INITIALIZATION Previous: Selection Registers