ASIM team
LIP6 Laboratory
Paris, France
next up previous contents
Next: PCI-DDC Status Register Up: Configuration registers Previous: Miscellaneous Functions

Device Requirement  


\begin{mydescription} \item[Maximum Latency] The transfer throughput regularity... ... Line] This 8-bit R/W register is reserved for software use.\end{mydescription}

8(R) Max Latency8(R) Min Grant 8 (R) Interrupt Pin (INTA)8(R/W) Interrupt Line&
&&&&&&& &&&&&&& &&&&&&& &&&&&&& &
§-19.5pt &&&&&&& &&&&&&& &&&&&&& &&&&&&& &
3Ch 800h 800h 801h 800h&
&31&&&&&&&24& 23&&&&&&&16& 15&&&&&&&8& 7&&&&&&&0&
Device Requirement

next up previous contents
Next: PCI-DDC Status Register Up: Configuration registers Previous: Miscellaneous Functions

Server design A. Fenyö
mpc@mpc.lip6.fr - contact people
About this Web Site
$Date: 1998/02/14 17:06:25 $ 		Copyright © 1997-1998 UPMC/LIP6
All rights reserved